Utilizing the Latest Technologies in Data Acquisition








- Computer Based DAQ Fundamentals
- Utilizing New Technologies



PC-Based Data Acquisition (DAQ)



PC-Based Data Acquisition (DAQ)



Gas Turbine Engines



NASA James Webb Space Telescope



HIL Simulation for Hybrid Cars



Bridge Health Monitoring in India




Measuring Analog Input Signals

Factors to consider:

- Sampling rate
- Resolution
- Range and amplification
- Noise and filtering






- Undersampling may result in the misrepresentation of the measured signal (aliasing).
- After a signal is aliased, it is impossible to reconstruct the original signal.
- Sample at least twice as fast as the highest frequency signal being measured.




Resolution


- Number of bits analog-to-digital converter (ADC) uses to represent a signal
- Higher resolution—Detect smaller voltage changes







16-Bit versus 12-Bit Measurements
















- Removes noise
- Blocks unwanted frequencies
- Prevents aliasing



Improve Filtering Flexibility with Digital Filters

DAQ Assistant data

Software (algorithmic) filters

- Change filter topology
- Change filter type (lowpass and so on)
- Change cutoff frequency
- Change filter order (number of poles)

Image: Sectifications Cutoff Frequency (Hz) 120 High cutoff frequency (Hz) Hop cutoff frequency in log	Lowpass Image: Comparison of the company of the co		Filtering Type	Input Signal	
Finite impulse response (FIR) filter Taps 29 Infinite impulse response (IIR) filter Topology Butterworth Order 4 Signals Show as spectrum Transfer function Scale Mode Magnitude in d8 Prequency in log	Finite inpulse response (FIR) filter Taps 23 Infinite inpulse response (IIR) filter Topology Butterworth Order 4 Signals Show as spectrum State Mode Magnitude in dB Frequency in log		Filter Specifications Cutoff Frequency (Hz) 120 \$ High cutoff frequency (Hz)	-1- -2- 0 0.02 0.04 0.06 0.08	
Taps 29 Infinite impulse response (IIR) filter Topology Butterworth Order 4 Order Signals Show as spectrum Transfer function Scale Mode Magnitude in dB Prequency in log	Taps 29 Infinite impulse response (IIR) filter Topology Butterworth Order 4 Order Signals Show as spectrum Transfer function Scale Mode Magnitude in dB Prequency in log				
View Mode Show as spectrum Transfer function Scale Mode Magnitude in dB Frequency in log	View Mode Show as spectrum Transfer function Scale Mode Magnitude in dB Frequency in log		29 (•) Infinite impulse response (IIR) filter Topology Butterworth		
Transfer function Scale Mode Magnitude in dB Frequency in log	Transfer function Scale Mode Magnitude in dB Frequency in log				
Magnitude in dB	Magnitude in dB				
Frequency in log	Frequency in log				
OK Cancel H	OK Cancel H				
				OK Cancel	
		L			
		tr			
[T75]	try		•		
		Filter	Eiltered Signal		
Filter Filtered Signal					



Use a Combination of Analog and Digital Filters

- Analog filters prevent signal aliasing
- Circuit components dictate the type and frequency of the filter
- Digital filters complement analog filters by providing infinite "tunability"
- Digital filters consume processor time but they can be used post-acquisition



Signal Conditioning Provides Amplification and Filtering

Front-End Signal Conditioning

SCC





Integrated Signal Conditioning



PXI Instruments



SC Series





FieldPoint

cDAQ





Signal Conditioning Inputs

- Low-level voltage signals (0–100 mV)
- High voltage signals (10–1,000 V)
- Sensors
 - Thermocouples
 - RTDs
 - Strain Gauges
 - Pressure Sensors
 - Accelerometers
 - Load Cells
 - LVDTs/ RVDTs
 - Resolvers







Hardware versus Software Timing

20 kHz Signal

Arbitrary sampling rates, point-by-point data


0 to 200 kS/s 50 ns timing accuracy

Clocked sampling rate, buffered data




Using a Buffer to Acquire Samples


- Use in conjunction with hardware timing
- Continuous or finite length

















- Most Multifunction DAQ devices have a digital-to-analog converter (DAC) for each of their analog output channels
- DACs are updated simultaneously with the AO Sample Clock



Waveform Generation

- Hardware time (clocked) buffered output
- Each channel can output independently timed waveforms
- Multiple AO operations can occur in parallel





Digital I/O

- DIO with Multifunction DAQ Devices
 - Static (software-timed) DIO
 - Eight or 32 lines
 - Add SCXI or SCC for isolation
- High Speed DIO
 - Dedicated digital devices
 - Up to 100 MHz clock rates
 - Up to 64 Mbits/ch onboard memory
 - Programmable voltage levels (-2.0 to 5.5 V)
- Industrial DIO
 - Up to 60 V ranges
 - Built-in bank or channel-channel isolation



21



Utilizing the Latest Technologies in DAQ



New Bus Technologies



Digital Isolators and Their Impact on Measurement Performance



Advanced Data Acquisition Techniques with Onboard FPGAs



Timing and Synchronization Technologies for Challenging Applications



Utilizing the Latest Technologies in DAQ



New Bus Technologies



Digital Isolators and Their Impact on Measurement Performance



Advanced Data Acquisition Techniques with Onboard FPGAs



Timing and Synchronization Technologies for Challenging Applications



The Convenience of USB

- Simplicity
 - Plug and play
- Wide Adoption



24

- 2.1 billion USB devices by 2009¹
- 4 USB ports per PC²




¹ Electronics.ca Research Network, Feb 2005 ²PC Magazine.com, Dec 2005








USB Evolution




Traditional USB DAQ Transfer Architecture





NI Signal Streaming Technology





Message Based Communication


stc->AI Mode 1.set AI CONVERT Source Polarity stc->AI Mode 1.set AI CONVERT Source Select stc->AI Mode 1.set AI SI Source Polarity stc->AI_Mode_1.set_AI_SI_Source_Select stc->AI Mode 1.set AI Start Stop stc->AI_Mode_1.set_AI_Trigger_Once stc->AI_Mode_1.set_AI_Trigger_Once stc->AI_Mode_2.set_AI_SC_Initial_Load_Source stc->AI Mode 2.set AI SC Reload Mode stc->AI_Mode 3.set AI_Delayed START1 stc->AI_Mode_3.set_AI_Delayed_START2 stc->AI_Mode_3.set AI_External Gate Mode stc->AI_Mode_3.set_AI_External_Gate_Polarity stc->AI Mode 3.set AI External Gate Select stc->AI Mode 3.set AI SI2 Source Select stc->AI Personal.set AI EXTMUX CLK Pulse Width stc->AI SC Load A.set stc->AI_SC_Load B.set stc->AI_START_STOP_Select.set_AI_START_Edge stc->AI START STOP Select.set AI START Polarity stc->AI START STOP Select.set AI START Select stc->AI_START_STOP_Select.set_AI_START stc->AI_START_STOP_Select.set_AI_STOP_Edge stc->AI START STOP Select.set AI STOP Polarity stc->AI_START_STOP_Select.set_AI_STOP_Select stc->AI START STOP Select.set AI STOP Synd stc->AI Trigger Select.set AI START1 Edan stc->AI_Trigger_Select.set_AI_START1_Polarity stc->AI_Trigger_Select.set_AI_START1_Select stc->AI_Trigger_Select.set_AI_START1_Sync stc->AI_Trigger_Select.set_AI_START2_Edge stc->AI Trigger Select.set AI START2 Polarity stc->AI Trigger Select.set AI START2 Select stc->AI Trigger Select.set AI START2 Sync






Increased Device Intelligence

• Device contains element of driver






NI Signal Streaming Performance Improvement





Wireless: The Next Bus for Data Acquisition





NI Wi-Fi Data Acquisition

- NI-DAQmx driver software
- 10/100 Base-T/X Ethernet
- IEEE 802.11b/g radio
 - Easy to use
 - Secure (IEEE 802.11i)
 - High bandwidth
 - Established infrastructure





Wi-Fi: The Basics

Version	Released	Frequency	Max Rate	Range
802.11	1997	2.4 GHz	2 Mb/s	~30 m
802.11b	1999	2.4 GHz	11 Mb/s	30 m
802.11a	1999	5 GHz	54 Mb/s	10 m
802.11g	2003	2.4 GHz	54 Mb/s	30 m
802.11n	2009?	2.4 GHz	~540 Mb/s	~50 m

- 2.4GHz is an unlicensed band
 - You're competing with cordless phones, Wi-Fi hotspots, and microwaves
- 802.11b/g defines 11 channels to reduce interference



Wi-Fi Security

- Three levels of Wi-Fi security
 - WEP (not good)
 - WPA (better)
 - WPA2 (best, synonymous with IEEE 802.11i)
- The best wireless security has two key components
 - Encryption = data protection
 - Authentication = access control



Encryption

- TKIP = Temporal Key Integrity Protocol (WPA)
- AES = Advanced Encryption Standard (WPA2)
 - NIST-endorsed standard for government agencies
 - FIPS-approved (FIPS 197)

Key size (bits)	Number of alternative keys	Time required at 1 decryption/us	Time required at 10 ⁶ decryptions/us
32	2^{32} = 4.3 x 10 ⁹	35.8 minutes	2.15 milliseconds
56	2 ⁵⁶ = 7.2 x 10 ¹⁶	1,142 years	10 hours
128	2 ¹²⁸ = 3.4 x 10 ³⁸	5.4 x 10 ²⁴ years	5.4 x 10 ¹⁸ years

Time required for exhaustive key search (brute force attack)

http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf



Authentication

- Three players in 802.11i authentication
 - Supplicant = client trying to access network (Wi-Fi DAQ)
 - Authenticator = WAP hardwired to secured network
 - Authentication Server = verifies identity of client





Native x1 PCI Express Interface

- Dedicated bandwidth of up to 250 MB/s in each direction
- 8 DMA channels
- Software optimizations for low latency and single-point control applications



37



Utilizing the Latest Technologies in DAQ



New Bus Technologies



Digital Isolators and Their Impact on Measurement Performance



Advanced Data Acquisition Techniques with Onboard FPGAs




Timing and Synchronization Technologies for Challenging Applications




What is Isolation?

- No direct electrical connection between two or more circuits
- Floating from any other reference potential
- Separated from undesired influence of another circuit
- A.K.A. Not "Touching"





Types of Isolation





Benefits of Isolation

- Accuracy
 - Eliminates ground loops
 - Rejects common mode voltage
- Safety
 - Protection from voltage spikes
 - Tested and certified
- Simplicity
 - 0 to 20 mA I/O, 24 V DIO
 - No need for external conditioning




ISOLATED

41



Accuracy: Eliminates Ground Loop

- Common problem with single ended measurements
- Cause Difference in ground potentials
- Differential only good for under +/- 10 VDC






Accuracy: Common Mode Voltage Rejection

• Voltage common to both the + and - channels

What will a non-isolated M Series board read?






Accuracy: Common Mode Voltage Rejection

• Voltage common to both the + and - channels


Isolated booldandswivillarejerctistblateeutrivin Sherriesscheovandtargen dandwerend 5 V




Signal + Common mode = ± 60 VDC Signal = ± 10 V (same as the non-isolated M Series)



Simplicity










Safety from Hazardous Voltages

- Protection for user, data and equipment from transients
 - Isolated M and S Series: 1400 Vrms / 1950 VDC for up to 5 sec
- Applications
 - Factory floor, production lines, process control where high voltage and transient signals are common
 - Proximity to large motors or wall power lines
 - Medical equipment
 - University Labs





47

Utilizing the Latest Technologies in DAQ



New Bus Technologies



Digital Isolators and Their Impact on Measurement Performance



Advanced Data Acquisition Techniques with Onboard FPGAs



Timing and Synchronization Technologies for Challenging Applications




Applications Requiring Custom Hardware

- Custom data acquisition
- Digital communication protocols
- Decision making in hardware
- Control over 40 kHz
- Sensor level signal processing










Benefits of FPGAs


- Massively parallel
- Reconfigurable
- Digital signal processing
- High-speed control
- Sector Faster time to market
- Typically require digital design expertise






Reconfigurable Intelligent DAQ


- FPGA-based I/O timing
- User-defined onboard processing
- Hardware-timed speed and reliability








LabVIEW FPGA Module








Intellectual Property (IP)





Waveform Averaging

10 7.5 Amplitude -2.5 -5 --7.5 -10 -12.5 0.01 0.02 0.03 0.04 0.05 0.08 0.09 0.1 0 0.06 0.07 Time

Digital filtering


Windowing

Butterworth




12.5

Resampling




Typical MIO DAQ vs. Intelligent DAQ





Custom Triggered Analog Input With Intelligent DAQ






Intelligent DAQ Applications


- Custom timing/triggering
- Ultra-high speed control
- Sensor simulation
- Hardware-in-the-loop test
- Specialized communication protocols













Utilizing the Latest Technologies in DAQ



New Bus Technologies



Digital Isolators and Their Impact on Measurement Performance



Advanced Data Acquisition Techniques with Onboard FPGAs




Timing and Synchronization Technologies for Challenging Applications




Synchronizing Multiple Devices

M Series





Multidevice Acquisition AND Logging




The easiest AND fastest way to log acquired data to disk




Importance of Timing in Test, Measurement and Control

- Trending
 - Allows interpolation
 - Graph vs histogram
 - DMM vs Digitizer
- Correlation
 - Relating two events to one another
 - Phase
- Controllability
 - Timing of control loops
 - Determinism
- Simulation Capability
 - Timing is inherent to a simulation





The Challenge



RTSI and the PXI Trigger Bus


RTSI	PXI	PXI J2 Connector
RTSI 0	PXI_Trig0	
RTSI 1	PXI_Trig1	RTSI Connector
RTSI 2	PXI_Trig2	
RTSI 3	PXI_Trig3	
RTSI 4	PXI_Trig4	
RTSI 5	PXI_Trig5	
RTSI 6	PXI_Star	
RTSI Clock	PXI_Trig7	

 Direct mapping of RTSI signals to PXI Backplane Connector (J2), no ribbon cable needed




Considerations for Distance and Delay

- Delay of a signal is proportional to the distance it has to travel
- Star triggers are designed so all trigger signals have the same delay (<1 ns, <150ps)






63





Global Positioning System (GPS)

- Satellite constellation completed in March 1994 (1)
- Globally-available
- Time synchronization between 10's and 100's of ns
- Can be used to calculate position within meters



(1) Source: Trimble http://www.trimble.com/gps/howgps-positions.shtml#0





- Inter-Range Instrumentation Group time codes
- AM or DC method of encoding a time reference
- Encoding/Decoding precision in the 10's of ns



66




- <u>Network Time Protocol</u>
- Ethernet-based synchronization using standard NICs
- Provides synchronization in the ms



IEEE 1588 – Precision Time Protocol

- Used to synchronize distributed time
- Operates via message-based two-way time exchange (like NTP)
- Automatically configures network in to master/slave hierarchy
- Protocol does not specify implementation
- Synchronization characteristics & applications are highly implementation specific





Time-Based Synchronization Solutions

- IEEE1588 provides submicrosecond synchronization over Ethernet
- Universal PCI connector for operation in 5 V and 3.3 V slots
- Standard RJ-45 Ethernet plug and CAT 5 cabling
- IEEE 1588-2002 compatibility
- Auto-MDI capable for use with straight-through or crossover cables
- Ideal for distributed measurement and remote industrial control applications



69



Utilizing the Latest Technologies in DAQ



New Bus Technologies



Digital Isolators and Their Impact on Measurement Performance



Advanced Data Acquisition Techniques with Onboard FPGAs



Timing and Synchronization Technologies for Challenging Applications





